National, September 13, 2022—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the delivery of the CadenceÒ Joint Enterprise Data and AI (JedAI) Platform, enabling a generational shift from single-run, single-engine algorithms in electronic design automation (EDA) to algorithms that leverage big data and artificial intelligence (AI) to optimize multiple runs of multiple engines across an entire SoC design and verification flow. The Cadence JedAI Platform enables engineers to glean actionable intelligence from massive volumes of chip design and verification data, opening the door to a new generation of AI-driven design and verification tools that dramatically improve productivity and power, performance and area (PPA). With the Cadence JedAI Platform, Cadence is unifying big data analytics across its AI platforms—Verisium™ verification, Cadence Cerebrus™ implementation, and Optimality™ system optimization—as well as third-party silicon lifecycle management systems.
With the new Cadence JedAI Platform, engineers can seamlessly manage both structured and unstructured data, including:
The Cadence JedAI Platform makes it easier to manage design complexities associated with emerging consumer, hyperscale computing, 5G communications, automotive and mobile applications, and more. Customers using Cadence analog/digital/PCB implementation, verification, and analysis software—and even third-party applications—can use the Cadence JedAI Platform to unify and analyze all their big data analytics. Furthermore, the new platform is cloud-enabled, offering highly scalable compute resources in a secure design environment from top cloud providers.
“To enable the semiconductor industry to continue on its strong growth trajectory, it’s critical that the chip design process becomes much more efficient to keep pace with market demands,” said Pat Moorhead, CEO, founder and chief analyst at Moor Insights & Strategy. “Improving design processes through AI and big data analytics creates a clear benefit for engineering teams who can now extract key learnings from the vast quantities of EDA data right at their fingertips. The new Cadence JedAI Platform is designed to provide users with automated, intelligent design insights and the ability to greatly scale engineering team productivity.”
Customers using the Cadence JedAI Platform have access to the following benefits:
“Meeting design targets requires a variety of analytics and significant design resources,” said Satoshi Shibatani, director, Digital Design Technology Department, Shared R&D EDA Division, Renesas. “By using the Cadence JedAI Platform’s big data analytics, we can retrieve necessary information and solve bottleneck issues quickly. We’re continuing to expand our AI collaboration with Cadence and use our extensive data effectively to our advantage to improve PPA as well as productivity across all stages of design and verification.”
“As chip design size and complexity has increased exponentially over the past decade, the volume of design and verification data has also increased with it,” said Dr. Venkat Thanvantri, VP of AI R&D at Cadence. “Previously, we saw that once a chip design project was completed, the valuable data was deleted to make way for the next project. There are valuable learnings in the legacy data, and the Cadence JedAI Platform makes it easy for engineering teams to access these learnings and apply them to future designs to deliver optimal engineering productivity and PPA and ultimately more predictable, higher quality product outcomes.”
The Cadence JedAI Platform supports the company’s Intelligent System Design™ strategy, which enables pervasive intelligence for design excellence. For more information, please visit www.cadence.com/go/jedaipr.
Gurugram, India – October 11, 2023: Samsung announced exciting offers
Bangalore, 10th October 2023: The Nokia G42 5G (16GB+256G
Bengaluru, October 10, 2023 IN-SPACe (Indian National Space Promotion and
New Delhi, October 3, India- Philips India announces an exciting co
 (1)_1713611592.jpg)
Through this exciting initiative, the brand aims to emerge as the go-to purveyor of authentic Chinese in India
New D
Jaipur, 18 April: Students of Jaipur have recently shown their remarkable achievement in the UPSC Civil Services Examination-
· Technopark-based Lifology holds conversation on IER 2024
Thiru
proventil 100mcg over the counter order albuterol 100mcg online cheap cost ciprofloxacin 500mg
doxycycline without prescription order cleocin 300mg without prescription buy cleocin 150mg generic
Business / 20-04-2024
MasterChow taps renowned Chef Ranveer Brar as its Brand Ambassador to champion Asli ChineseSports / 20-04-2024
Aditya Mehta Foundation's para cyclists Jyoti Gaderiya & Arshad Shaik achieve top world rankings in the latest Track Para Rankings, bringing pride to India!Business / 18-04-2024
STUDENTS OF JAIPUR'S JAYSHREE PERIWAL HIGH SCHOOL BRING LAURELS TO SCHOOL IN UPSCBusiness / 18-04-2024
India Employment Report pitches for policy to promote jobsBusiness / 18-04-2024
The EMAK Festoon Silent Heroes Awards-24 Concludes at Le Méridien, KochiPelikken © Copyright 2022, All Rights Reserved
